## **AMENDMENTS TO THE CLAIMS:**

- 1. (Currently amended) A method of detecting an error in a persistent memory segment in which values of at least one data item are stored in temporally consecutively allocated memory locations, each new memory location is added to a first end of a block of the memory segment having first and second ends, and a pointer to each new memory location is added to an old memory location in the block containing a preceding value of the at least one data item, an address range of the memory block being the range of addresses of all allocated memory locations including a last new memory location (LUM), the method comprising:
  - (a) determining the address to which the last-added pointer points;
- (b) comparing the determined address with an address range of the memory block including the last new memory location (LUM); and
- (c) performing an action correcting the address to which the last-added pointer points if the determined address is outside the address range.
- 2. (Previously presented) A method as claimed in claim 1, wherein the steps (a) to (c) are performed each time power is applied to the memory segment.
- 3. (Previously presented) A method as claimed in claim 1, wherein the step (a) comprises determining the addresses to which all of the pointers point and selecting the highest or lowest address.
- 4. (Previously presented) A method as claimed in claim 1, wherein the step (c) comprises changing the address of the last-added pointer to the address of the last new memory location.
- 5. (Previously presented) A method as claimed in claim 1, wherein each new memory location is added contiguously to the first end of the block.

Application No.:

10/528,328

6. (Previously presented) A method as claimed in claim 1, wherein each pointer points to a highest or lowest address of the memory location to which it points.

- 7. (Previously presented) A method as claimed in claim 1, wherein the memory segment comprises at least part of a flash memory.
- 8. (Previously presented) A method as claimed in claim 1, wherein each memory location has space for a single value of the at least one data item.
- 9. (Previously presented) A method as claimed claim 1, wherein each bit of the memory segment is individually switchable only from 1 to 0 and the action is performed when the detected address is greater than the highest address of the address range.
- 10. (Previously presented) A method as claimed in claim 1, wherein each bit of the memory segment is individually switchable only from 0 to 1 and the action is performed when the detected address is less than the lowest address of the address range.
- 11. (Previously presented) A method as claimed in claim 1, wherein the memory segment contains at least one write counter in which a respective flag is set at the end of each value storing operation and a respective further flag is set at the end of each pointer adding operation, and also characterised in that the steps (a) to (c) are performed only if an odd number of flags and further flags is set.
- 12. (Previously presented) A method as claimed in claim 11, wherein the at least one write counter comprises a data item.
- 13. (Previously presented) A method as claimed in claim 1, wherein the memory segment

Application No.: 10/528,328

contains at least one write counter in which, when storing a series of one or more data item values, a respective flag is set before the first pointer adding operation in the series and a respective further flag is set after the final pointer adding operation in the series, and also wherein the steps (a) to (c) are performed only if an odd number of flags and further flags is set.

- 14. (Previously presented) A program stored on a computer-readable medium for controlling a computer to perform a method as claimed in claim 1.
- 15. (Previously presented) A computer programmed by a program stored on a computer-readable medium as claimed in claim 14.
- 16. (Canceled)
- 17. (Currently amended) An apparatus comprising a persistent memory segment, a portion which stores values of at least one data item in temporally consecutively allocated memory locations with each new memory location being added to a first end of a block of the memory segment having first and second ends, a portion which adds a pointer pointing to each new memory location to an old memory location in the block containing a preceding value of the at least one data item, and wherein a portion which determines the address to which the last-added pointer points, a portion which compares the determined address with an address range of the memory block including the <u>a</u> last new memory location (LUM), and a portion which performs an action corrects the address to which the last-added pointer points if the determined address is outside the address range, wherein the address range of the memory block is the range of addresses of all allocated memory locations including the last new memory location (LUM).
- 18. (Previously presented) An apparatus as claimed in claim 17, wherein the determining

portion, the comparing portion and the performing portion are arranged to be actuated each time power is applied to the apparatus.

- 19. (Previously presented) An apparatus as claimed in claim 17, wherein the determining portion is arranged to determine the addresses to which all of the pointers point and to select the highest or lowest address.
- 20. (Currently amended) An apparatus as claimed in claim 17, wherein the performing correcting portion is arranged to change the address of the last-added pointer to the address of the last new memory location.
- 21. (Previously presented) An apparatus as claimed in claim 17, wherein each new memory location is added contiguously to the first end of the block.
- 22. (Previously presented) An apparatus as claimed in claim 17, wherein each pointer points to a highest or lowest address of the memory location to which it points.
- 23. (Previously presented) An apparatus as claimed in claim 17, wherein the memory segment comprises at least part of a flash memory.
- 24. (Previously presented) An apparatus as claimed in claim 17, wherein each memory location has space for a single value of the at least one data item.
- 25. (Previously presented) An apparatus as claimed in claim 17, wherein each bit of the memory segment is individually switchable only from 1 or 0 and the performing portion is arranged to perform the action when the detected address is greater than the highest address of the address range.

Application No.: 10/528,328

26. (Previously presented) An apparatus as claimed in claim 17, wherein each bit of the memory segment is individually switchable only from 0 to 1 and the performing portion is arranged to perform the action when the detected address is less than the lowest address of the address range.

- 27. (Previously presented) An apparatus as claimed in claim 17, comprising: a portion which sets, in at least one write counter in the memory segment, a respective flag at the start of each value storing operation and a respective further flag at the end of each pointer adding operation; and a portion which assesses whether the number of set flags and further flags is odd, the determining portion, the comparing portion and the performing portion being arranged to be actuable in response to the assessing portion.
- 28. (Previously presented) An apparatus as claimed in claim 27, wherein the at least one write counter comprises a data item.
- 29. (Previously presented) An apparatus as claimed in claim 17, comprising: a portion which sets, in at least one write counter in the memory segment and when storing a series of one or more data item values, a respective flag before the first pointer adding operation in the series and a respective further flag after the final pointer adding operation in the series; and a portion which assesses whether the number of set flags and further flags is odd, the determining portion, the comparing portion and the performing portion being arranged to be actuable in response to the assessing portion.
- 30. (Previously presented) An apparatus as claimed in claim 17, comprising a smart card.
- 31. (Currently amended) An apparatus comprising a flash memory segment, means for storing values of at least one data item in temporally consecutively allocated memory locations with each new memory location being added to a first end of a block of the

Application No.: 10/528,328

memory segment having first and second ends, means for adding a pointer pointing to each new memory location to an old memory location in the block containing a preceding value of the at least one data item, means for determining the address to which the last-added pointer points, means for comparing the determined address with an address range of the memory block including the last new memory location, and means for performing an action correcting the address to which the last-added pointer points if the determined address is outside the address range, wherein the address range of the memory block is the range of addresses of all allocated memory locations including the last new memory location (LUM).